





CMOS Logic

n-MOS




Here e_3 , $V_{GS} > V_{th(n)}$

P-MOS




$V_{SG} > V_{th(p)}$


Resistor-transistor Logic (RTL) in MOSFET



n-MOS switch




P-MOS switch



Beviprex™

CMOS Inverter




when,

$X = 0V \quad Q_p \rightarrow Q_n \rightarrow Y =$

When, $X = 5V \quad Q_p \rightarrow Q_n \rightarrow Y =$

Generalized rules for building CMOS Logic



→ Pull-up network (PUN) pulls the output up to logic High.

→ Pull down network (PDN) pulls the output down to logic Low.

⊛ Like CMOS Inverter, all CMOS logic can be generalized with the fact that, they consist of a PUN and a PDN.

→ PUN is built using PMOS transistors.

→ PDN is built using NMOS transistors.


→ the two networks (PUN and PDN) functions in a complementary fashion

↳ If one network is conducting for a set of inputs, other network will be off for those inputs and vice versa.


→ PDN and PUN both utilize same construction approach.

↳ ① transistors in parallel form an OR function.


② transistors in series form an AND function.




Ex 1:




Ex 2:




Ex: 3



Ex: 4



Ex: 5



Beviprex™